Starting
Pennovation Center — University of PennsylvaniaHardware Research Engineer
- Characterize FPGA RTL workloads across logic, memory, and DSP blocks; automate Vivado/Quartus place-and-route and timing/area extraction in Python/C++.
- Develop Python/C++ tooling to parse synthesis reports for reproducible FPGA benchmarking and RTL regression.